 TroubleElectrical
|
c27a04ef73
|
Implemented instruction classifier on board (Q6) and added blank submission files (for now)
|
2026-09-15 20:00:35 +10:00 |
|
|
TroubleElectrical
|
9583abd307
|
Updated shifter (Q5) to use proper 2**width approach and corrected the logic such that C is width bits wide, and b is 2**width (as defined in Q5 B)
|
2026-09-15 19:43:28 +10:00 |
|
|
TroubleElectrical
|
9d0c7011ce
|
Updated ALU (Q4) with 7seg and confirmed operation on board
|
2026-09-15 19:05:04 +10:00 |
|
|
TroubleElectrical
|
9e5fb6f52b
|
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
|
2026-09-15 16:52:48 +10:00 |
|
|
TroubleElectrical
|
05361dcf70
|
Added all Testbenches to Modelsim and confirmed working operation
|
2026-09-15 15:15:00 +10:00 |
|
|
TroubleElectrical
|
a73990b242
|
Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)
|
2026-09-10 15:24:44 +10:00 |
|
|
TroubleElectrical
|
dc32347c9b
|
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
|
2026-09-09 14:27:11 +10:00 |
|
|
TroubleElectrical
|
60e5dae43b
|
Added ModelSim folder (and have to add files into it as to allow for different testbench code)
|
2026-09-08 16:32:01 +10:00 |
|
|
TroubleElectrical
|
2208eb4f16
|
Updated Q2 project and LU code such that it operates properly on the board. Changed to utilising a case statement for easier readability and also compiled and tested the code on the board.
|
2026-09-08 15:36:51 +10:00 |
|
|
TroubleElectrical
|
32eea036a8
|
Added projects for A1 q2 to q6
|
2026-09-04 13:12:33 +10:00 |
|
|
TroubleElectrical
|
3114cd6b80
|
Added the updated A1_Q1 Quartus compilation
|
2026-09-03 19:22:52 +10:00 |
|
|
TroubleElectrical
|
31a4496904
|
Including quartus prime lite edition project folders for flashing the project to the board
|
2026-09-03 16:34:31 +10:00 |
|