This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
80
Commits
2
Branches
0
Tags
ac6c4cc0942924c01de7563b0c99af01b99780f9
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
riley
ac6c4cc094
Added module for sign extension. Needs test cases
2026-10-13 22:24:43 +11:00
asm
Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00
ModelSim
Updated ModelSim Files
2026-09-16 10:15:08 +10:00
modules
Added module for sign extension. Needs test cases
2026-10-13 22:24:43 +11:00
Quartus
TODO: Remove Shifter Code
2026-10-13 16:57:03 +11:00
Submission
Added attribution to submission files
2026-09-16 13:35:35 +10:00
tests
Added zero flag to ALU and updated testbench to not fail because of it. TODO: Add cases to test the zero flag
2026-10-13 21:34:25 +11:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
isv.py
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00
README.md
FPGA_Uni
Reference in new issue
View Git Blame
Copy Permalink
S
Description
No description provided
Readme
126
MiB
0
Stars
1
Watchers
0
Forks
Languages
SystemVerilog
85.1%
HTML
4.9%
Assembly
4.9%
Scilab
2.5%
Python
2.1%
Other
0.4%
