This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Go to issue
Labels
Milestones
New Issue
1 Open
3 Closed
Label
Show archived labels
Use
alt
+
click/enter
to exclude labels
All labels
No label
Milestone
All milestones
No milestones
Project
All projects
No project
Author
All users
Assignee
Assigned to nobody
Assigned to anybody
riley
(Riley King-Saunders)
TroubleElectrical
Sort
Newest
Oldest
Most recently updated
Least recently updated
Most commented
Least commented
Nearest due date
Farthest due date
1 Open
3 Closed
Open
Label
Clear labels
Milestone
No milestone
Projects
Clear projects
Assignee
Clear assignees
riley
TroubleElectrical
Update ASU to use MUX on B rather than the current logic
#4
by
riley
was closed
2026-09-14 00:14:06 +10:00
1
ALU Testbench needs test cases and ALU needs to be tested.
#3
by
riley
was closed
2026-09-14 00:10:06 +10:00
2
ModelSim Testbenches
#1
by
TroubleElectrical
was closed
2026-09-10 15:26:47 +10:00
1