6 lines
114 B
Systemverilog
6 lines
114 B
Systemverilog
// TODO: Both the ALU and this test bench is incomplete
|
|
`#include "alu.sv"
|
|
|
|
module alu_tb #(width=8)();
|
|
|
|
endmodule |