TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
143 Commits 2 Branches 0 Tags
aee68f46647ae009b200529a66ff9ee7edb14fcb
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
riley aee68f4664 An attempt was made to fix errors with this. There is an issue with either branching and/or register dependencies
2026-11-12 16:06:49 +11:00
asm
Fixed bug in test code where there was a hazzard, despite testing assuming no hazzard. Updated testbench to reflect this (Ln57-62).
2026-11-05 16:15:06 +11:00
ModelSim
Added Hazard Unit file (tested compiling correctly) labelled variables inside off of the Assignment 3 Questions PDF Figure 2.
2026-11-08 12:32:40 +11:00
modules
An attempt was made to fix errors with this. There is an issue with either branching and/or register dependencies
2026-11-12 16:06:49 +11:00
Quartus
Added Hazard Unit file (tested compiling correctly) labelled variables inside off of the Assignment 3 Questions PDF Figure 2.
2026-11-08 12:32:40 +11:00
Submission
Added Assignment 2 submission zip file
2026-10-16 15:09:48 +11:00
tests
An attempt was made to fix errors with this. There is an issue with either branching and/or register dependencies
2026-11-12 16:06:49 +11:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
isv.py
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00

README.md

FPGA_Uni

Reference in new issue View Git Blame Copy Permalink
S
Description
No description provided
Readme
126 MiB
0 Stars 1 Watchers 0 Forks
Languages
SystemVerilog 85.8%
HTML 4.7%
Assembly 4.6%
Scilab 2.4%
Python 2%
Other 0.4%