This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
35
Commits
2
Branches
0
Tags
9d0c7011ce3a6e24b9799b60eedd75502a4b0300
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
TroubleElectrical
9d0c7011ce
Updated ALU (Q4) with 7seg and confirmed operation on board
2026-09-15 19:05:04 +10:00
ModelSim
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00
modules
Updated ALU (Q4) with 7seg and confirmed operation on board
2026-09-15 19:05:04 +10:00
Quartus
Updated ALU (Q4) with 7seg and confirmed operation on board
2026-09-15 19:05:04 +10:00
tests
Updated instruction classifier to use combinational logic with a depth of 3 gates (AND, XNOR, HAND)
2026-09-13 23:35:05 +10:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00
README.md
FPGA_Uni
Reference in new issue
View Git Blame
Copy Permalink
S
Description
No description provided
Readme
126
MiB
0
Stars
1
Watchers
0
Forks
Languages
SystemVerilog
85.1%
HTML
4.9%
Assembly
4.9%
Scilab
2.5%
Python
2.1%
Other
0.4%
