TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
84 Commits 2 Branches 0 Tags
81c05b6531f0aa5b0a2fc3b934d356e0b4dfc142
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
TroubleElectrical 81c05b6531 Merge branch 'main' of ssh://git.rileyk.au:19482/TroubleElectrical/FPGA_Uni
2026-10-15 14:27:48 +11:00
asm
Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00
ModelSim
Updated ModelSim Files
2026-09-16 10:15:08 +10:00
modules
Merge branch 'main' of ssh://git.rileyk.au:19482/TroubleElectrical/FPGA_Uni
2026-10-15 14:27:48 +11:00
Quartus
TODO: Remove Shifter Code
2026-10-13 16:57:03 +11:00
Submission
Added attribution to submission files
2026-09-16 13:35:35 +10:00
tests
Updated assignment2. Created file for testing R-type instructions, still needs to be implemented. Consider using bind to be able to extract inner-scoped variables out for inspection.
2026-10-13 22:26:52 +11:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
isv.py
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00

README.md

FPGA_Uni

Reference in new issue View Git Blame Copy Permalink
S
Description
No description provided
Readme
126 MiB
0 Stars 1 Watchers 0 Forks
Languages
SystemVerilog 85.1%
HTML 4.9%
Assembly 4.9%
Scilab 2.5%
Python 2.1%
Other 0.4%