This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
40
Commits
2
Branches
0
Tags
392f1f7a275620e0073281613842f03294871b86
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
riley
392f1f7a27
Updated shifter testbench to work with 2^n widths rather than bitwidths.
2026-09-15 21:29:47 +10:00
ModelSim
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00
modules
Updated ALU and ASU modules to conditionally require seven-segment output logic. Used for the assignment 1 demo and MUST be stripped for assignment 2.
2026-09-15 21:27:04 +10:00
Quartus
Implemented instruction classifier on board (Q6) and added blank submission files (for now)
2026-09-15 20:00:35 +10:00
Sumbission
Implemented instruction classifier on board (Q6) and added blank submission files (for now)
2026-09-15 20:00:35 +10:00
tests
Updated shifter testbench to work with 2^n widths rather than bitwidths.
2026-09-15 21:29:47 +10:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00
README.md
FPGA_Uni
Reference in new issue
View Git Blame
Copy Permalink
S
Description
No description provided
Readme
126
MiB
0
Stars
1
Watchers
0
Forks
Languages
SystemVerilog
85.1%
HTML
4.9%
Assembly
4.9%
Scilab
2.5%
Python
2.1%
Other
0.4%
