This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
353923eadf31eb1b895f061cc6d6679e28da96e8
FPGA_Uni
/
Quartus
/
A2
/
output_files
/
assignment2.done
T
TroubleElectrical
353923eadf
Updated Assignment to remove ../../ includes (unnesccesary, also SYNTHESIS macro is not used by quartus, so I manually have QUARTUS_SYNTH for those includes)
2026-10-13 15:12:00 +11:00
2 lines
25 B
Plaintext
Raw
Blame
History
Tue Oct 13 15:09:09 2026
Reference in new issue
View Git Blame
Copy Permalink
