TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
10 Commits 2 Branches 0 Tags
b926d71523be26cbcf2d530c58b1ff71781f92c2
Commit Graph
1 Commits
Author SHA1 Message Date
riley 6668969b03 Made it clear that we are using SystemVerilog by renaming HDL files to end in .sv rather than .v 2026-09-03 16:05:52 +10:00