This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
22
Commits
2
Branches
0
Tags
669357ccc0accda72e423564e28aefc0b9fff97f
Commit Graph
3 Commits
Include renames
Author
SHA1
Message
Date
TroubleElectrical
dc32347c9b
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
2026-09-09 14:27:11 +10:00
TroubleElectrical
60e5dae43b
Added ModelSim folder (and have to add files into it as to allow for different testbench code)
2026-09-08 16:32:01 +10:00
TroubleElectrical
32eea036a8
Added projects for A1 q2 to q6
2026-09-04 13:12:33 +10:00