TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated ALU (Q4) with 7seg and confirmed operation on board

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 19:05:04 +10:00
1 parent 9e5fb6f52b
commit 9d0c7011ce
85 files changed
+1649 -923
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q4/output_files/alu.map.rpt
+79 -59
View File
@@ -1,5 +1,5 @@
Analysis & Synthesis report for alu
Tue Sep 15 10:03:28 2026
Tue Sep 15 18:55:43 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -18,9 +18,10 @@ Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
10. Parameter Settings for User Entity Instance: Top-level Entity: |alu
11. Parameter Settings for User Entity Instance: asu:adder_unit
12. Parameter Settings for User Entity Instance: lu:logic_unit
13. Post-Synthesis Netlist Statistics for Top Partition
14. Elapsed Time Per Partition
15. Analysis & Synthesis Messages
13. Port Connectivity Checks: "seven_seg:dut"
14. Post-Synthesis Netlist Statistics for Top Partition
15. Elapsed Time Per Partition
16. Analysis & Synthesis Messages
@@ -47,14 +48,14 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Sep 15 10:03:28 2026 ;
; Analysis & Synthesis Status ; Successful - Tue Sep 15 18:55:43 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; alu ;
; Top-level Entity Name ; alu ;
; Family ; Cyclone V ;
; Logic utilization (in ALMs) ; N/A ;
; Total registers ; 0 ;
; Total pins ; 18 ;
; Total pins ; 26 ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 0 ;
; Total DSP Blocks ; 0 ;
@@ -170,42 +171,43 @@ on the Quartus Prime software download page.
+----------------------------+-------------+
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; ../../modules/alu.sv ; yes ; User SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv ; ;
; asu.sv ; yes ; Auto-Found SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/asu.sv ; ;
; lu.sv ; yes ; Auto-Found SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/lu.sv ; ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; ../../modules/alu.sv ; yes ; User SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv ; ;
; asu.sv ; yes ; Auto-Found SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/asu.sv ; ;
; lu.sv ; yes ; Auto-Found SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/lu.sv ; ;
; seven_seg.sv ; yes ; Auto-Found SystemVerilog HDL File ; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/seven_seg.sv ; ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+---------------------------------------------+-------------+
; Resource ; Usage ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 10 ;
; ; ;
; Combinational ALUT usage for logic ; 14 ;
; -- 7 input functions ; 3 ;
; -- 6 input functions ; 3 ;
; -- 5 input functions ; 0 ;
; -- 4 input functions ; 1 ;
; -- <=3 input functions ; 7 ;
; ; ;
; Dedicated logic registers ; 0 ;
; ; ;
; I/O pins ; 18 ;
; ; ;
; Total DSP Blocks ; 0 ;
; ; ;
; Maximum fan-out node ; op[2]~input ;
; Maximum fan-out ; 7 ;
; Total fan-out ; 84 ;
; Average fan-out ; 1.68 ;
+---------------------------------------------+-------------+
+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+---------------------------------------------+--------+
; Resource ; Usage ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 14 ;
; ; ;
; Combinational ALUT usage for logic ; 21 ;
; -- 7 input functions ; 3 ;
; -- 6 input functions ; 3 ;
; -- 5 input functions ; 0 ;
; -- 4 input functions ; 8 ;
; -- <=3 input functions ; 7 ;
; ; ;
; Dedicated logic registers ; 0 ;
; ; ;
; I/O pins ; 26 ;
; ; ;
; Total DSP Blocks ; 0 ;
; ; ;
; Maximum fan-out node ; Mux0~0 ;
; Maximum fan-out ; 8 ;
; Total fan-out ; 127 ;
; Average fan-out ; 1.74 ;
+---------------------------------------------+--------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
@@ -213,8 +215,9 @@ on the Quartus Prime software download page.
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |alu ; 14 (8) ; 0 (0) ; 0 ; 0 ; 18 ; 0 ; |alu ; alu ; work ;
; |alu ; 21 (8) ; 0 (0) ; 0 ; 0 ; 26 ; 0 ; |alu ; alu ; work ;
; |asu:adder_unit| ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; |alu|asu:adder_unit ; asu ; work ;
; |seven_seg:dut| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; |alu|seven_seg:dut ; seven_seg ; work ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
@@ -273,26 +276,38 @@ Note: In order to hide this table in the UI and the text report file, please set
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_seg:dut" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type ; Severity ; Details ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rbi_inv ; Input ; Warning ; Input port expression (32 bits) is wider than the input port (1 bits) it drives. The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rbi_inv[0] ; Input ; Info ; Stuck at VCC ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type ; Count ;
+-----------------------+-----------------------------+
; arriav_lcell_comb ; 14 ;
; arriav_lcell_comb ; 23 ;
; extend ; 3 ;
; 7 data inputs ; 3 ;
; normal ; 6 ;
; normal ; 15 ;
; 0 data inputs ; 1 ;
; 1 data inputs ; 1 ;
; 2 data inputs ; 1 ;
; 3 data inputs ; 1 ;
; 4 data inputs ; 1 ;
; 4 data inputs ; 8 ;
; 6 data inputs ; 3 ;
; shared ; 5 ;
; 0 data inputs ; 1 ;
; 2 data inputs ; 4 ;
; boundary_port ; 18 ;
; boundary_port ; 26 ;
; ; ;
; Max LUT depth ; 2.40 ;
; Average LUT depth ; 2.20 ;
; Max LUT depth ; 4.40 ;
; Average LUT depth ; 3.96 ;
+-----------------------+-----------------------------+
@@ -311,28 +326,33 @@ Note: In order to hide this table in the UI and the text report file, please set
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Tue Sep 15 10:03:17 2026
Info: Processing started: Tue Sep 15 18:55:32 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off A1_Q4 -c alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv
Info (12021): Found 4 design units, including 4 entities, in source file /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv
Info (12023): Found entity 1: asu File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/asu.sv Line: 4
Info (12023): Found entity 2: lu File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/lu.sv Line: 3
Info (12023): Found entity 3: alu File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 9
Info (12023): Found entity 3: seven_seg File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A1_Q4/seven_seg.sv Line: 3
Info (12023): Found entity 4: alu File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 10
Info (12127): Elaborating entity "alu" for the top level hierarchy
Info (12128): Elaborating entity "asu" for hierarchy "asu:adder_unit" File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 16
Info (12128): Elaborating entity "lu" for hierarchy "lu:logic_unit" File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 19
Info (12128): Elaborating entity "asu" for hierarchy "asu:adder_unit" File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 18
Info (12128): Elaborating entity "lu" for hierarchy "lu:logic_unit" File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 21
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:dut" File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 38
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
Warning (13410): Pin "out_seg1[0]" is stuck at GND File: /home/oliver/Documents/FPGA_Dev/FPGA_Uni/modules/alu.sv Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 32 device resources after synthesis - the final resource count might be different
Info (21057): Implemented 47 device resources after synthesis - the final resource count might be different
Info (21058): Implemented 12 input pins
Info (21059): Implemented 6 output pins
Info (21061): Implemented 14 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Info: Peak virtual memory: 436 megabytes
Info: Processing ended: Tue Sep 15 10:03:28 2026
Info (21059): Implemented 14 output pins
Info (21061): Implemented 21 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
Info: Peak virtual memory: 439 megabytes
Info: Processing ended: Tue Sep 15 18:55:43 2026
Info: Elapsed time: 00:00:11
Info: Total CPU time (on all processors): 00:00:27
Info: Total CPU time (on all processors): 00:00:25