TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated ALU (Q4) with 7seg and confirmed operation on board

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 19:05:04 +10:00
1 parent 9e5fb6f52b
commit 9d0c7011ce
85 files changed
+1649 -923
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q4/output_files/alu.flow.rpt
+12 -12
View File
@@ -1,5 +1,5 @@
Flow report for alu
Tue Sep 15 10:04:15 2026
Tue Sep 15 18:56:29 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -41,16 +41,16 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Flow Summary ;
+---------------------------------+-------------------------------------------------+
; Flow Status ; Successful - Tue Sep 15 10:04:15 2026 ;
; Flow Status ; Successful - Tue Sep 15 18:56:29 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; alu ;
; Top-level Entity Name ; alu ;
; Family ; Cyclone V ;
; Device ; 5CGXFC5C6F27C7 ;
; Timing Models ; Final ;
; Logic utilization (in ALMs) ; 11 / 29,080 ( < 1 % ) ;
; Logic utilization (in ALMs) ; 14 / 29,080 ( < 1 % ) ;
; Total registers ; 0 ;
; Total pins ; 18 / 364 ( 5 % ) ;
; Total pins ; 26 / 364 ( 7 % ) ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 0 / 4,567,040 ( 0 % ) ;
; Total DSP Blocks ; 0 / 150 ( 0 % ) ;
@@ -68,7 +68,7 @@ on the Quartus Prime software download page.
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 09/15/2026 10:03:17 ;
; Start date & time ; 09/15/2026 18:55:32 ;
; Main task ; Compilation ;
; Revision Name ; alu ;
+-------------------+---------------------+
@@ -79,7 +79,7 @@ on the Quartus Prime software download page.
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID ; 253029099468756.178943059705529 ; -- ; -- ; -- ;
; COMPILER_SIGNATURE_ID ; 268883478169649.178946253204767 ; -- ; -- ; -- ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_timing ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_boundary_scan ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_signal_integrity ;
@@ -101,12 +101,12 @@ on the Quartus Prime software download page.
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 419 MB ; 00:00:27 ;
; Fitter ; 00:00:30 ; 1.0 ; 1388 MB ; 00:00:43 ;
; Assembler ; 00:00:05 ; 1.0 ; 525 MB ; 00:00:05 ;
; Timing Analyzer ; 00:00:06 ; 1.0 ; 793 MB ; 00:00:05 ;
; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 658 MB ; 00:00:01 ;
; Total ; 00:00:53 ; -- ; -- ; 00:01:21 ;
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 422 MB ; 00:00:25 ;
; Fitter ; 00:00:28 ; 1.0 ; 1341 MB ; 00:00:40 ;
; Assembler ; 00:00:06 ; 1.0 ; 514 MB ; 00:00:05 ;
; Timing Analyzer ; 00:00:05 ; 1.0 ; 765 MB ; 00:00:05 ;
; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 670 MB ; 00:00:01 ;
; Total ; 00:00:51 ; -- ; -- ; 00:01:16 ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+