TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated ALU (Q4) with 7seg and confirmed operation on board

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 19:05:04 +10:00
1 parent 9e5fb6f52b
commit 9d0c7011ce
85 files changed
+1649 -923
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q4/db/alu.hier_info
+60 -6
View File
@@ -17,12 +17,20 @@ B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
OUT_1[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT_1[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT_1[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
OUT_1[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
flags[0] <= asu:adder_unit.port4
flags[1] <= asu:adder_unit.port5
OUT_1[0] << OUT_1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[1] << OUT_1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[2] << OUT_1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[3] << OUT_1[3].DB_MAX_OUTPUT_PORT_TYPE
flags[0] << asu:adder_unit.port4
flags[1] << asu:adder_unit.port5
out_seg1[0] << seven_seg:dut.port2
out_seg1[1] << seven_seg:dut.port2
out_seg1[2] << seven_seg:dut.port2
out_seg1[3] << seven_seg:dut.port2
out_seg1[4] << seven_seg:dut.port2
out_seg1[5] << seven_seg:dut.port2
out_seg1[6] << seven_seg:dut.port2
out_seg1[7] << seven_seg:dut.port2
|alu|asu:adder_unit
@@ -91,3 +99,49 @@ Y[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
|alu|seven_seg:dut
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE