Made it clear that we are using SystemVerilog by renaming HDL files to end in .sv rather than .v

tests/shifter_tb.sv

@@ -0,0 +1,5 @@
+`#include "shifter.v"
+
+module shifter_tb #(width=8)();
+
+endmodule