Files
FPGA_Uni/tests/shifter_tb.sv
T

5 lines
65 B
Systemverilog

`#include "shifter.v"
module shifter_tb #(width=8)();
endmodule