Added ModelSim folder (and have to add files into it as to allow for different testbench code)

ModelSim/work/_info

@@ -0,0 +1,61 @@
+m255
+K4
+z2
+!s11f vlog 2020.1 2020.02, Feb 28 2020
+13
+!s112 1.1
+!i10d 8192
+!i10e 25
+!i10f 100
+cModel Technology
+d/home/oliver/intelFPGA/20.1/modelsim_ase/bin
+vlu
+Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
+Z1 !s110 1788849038
+!i10b 1
+!s100 nmDP9zlMCJDa@W3_FY5m[2
+Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
+Il^hWCV0VAo9mz6NG=G9=51
+Z3 VDg1SIo80bB@j0V0VzS_@n1
+S1
+Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim
+w1788845636
+8lu.sv
+Flu.sv
+!i122 6
+L0 1 16
+Z5 OV;L;2020.1;71
+r1
+!s85 0
+31
+Z6 !s108 1788849037.000000
+!s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+Z7 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+!i113 1
+Z8 o-work work -sv
+Z9 tCvgOpt 0
+vlu_tb
+R0
+R1
+!i10b 1
+!s100 gdCQZUG[6;:5f<I_jIOd?1
+R2
+IOAk[D29KmDQ0<F@G9G][k3
+R3
+S1
+R4
+w1788848626
+8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
+F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
+!i122 6
+L0 3 57
+R5
+r1
+!s85 0
+31
+R6
+Z10 !s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
+R7
+!i113 1
+R8
+R9

ModelSim/work/_vmake

@@ -0,0 +1,4 @@
+m255
+K4
+z0
+cModel Technology