Added ModelSim folder (and have to add files into it as to allow for different testbench code)

This commit is contained in:
TroubleElectrical committed 2026-09-08 16:32:01 +10:00
1 parent 2208eb4f16
commit 60e5dae43b
72 files changed
+1049 -320

No files matched your search

+16
View File
@@ -0,0 +1,16 @@
module lu #(parameter width = 2) (
input logic [1:0] op,
input logic [2**width-1:0] A,
input logic [2**width-1:0] B,
output logic [2**width-1:0] Y);
always_comb begin
case (op)
2'b00: Y = A & B;
2'b01: Y = A | B;
2'b10: Y = A ^ B;
2'b11: Y = ~(A | B);
default: Y = '0;
endcase
end
endmodule