Updated ModelSim Files
This commit is contained in:
1 parent
900b544bc6
commit
00167dabc8
7 files changed
+31
-40
No files matched your search
@@ -34,8 +34,6 @@ input logic [3:0] b, // left
|
||||
input logic [3:0] a, // right
|
||||
output logic [7:0] seg_b, // left
|
||||
output logic [7:0] seg_a); // right
|
||||
|
||||
logic rbo_b;
|
||||
|
||||
// seg_b
|
||||
seven_seg left_digit(
|
||||
|
||||
Reference in new issue
Block a user