This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
f69f87ccab3c0069a66ec24100b625ed4434d2b6
FPGA_Uni
/
Quartus
/
A1_Q2
/
db
/
lu.tiscmp.slow_1100mv_85c.ddb
T
TroubleElectrical
60e5dae43b
Added ModelSim folder (and have to add files into it as to allow for different testbench code)
2026-09-08 16:32:01 +10:00
232 KiB
Raw
History
View Raw
Reference in new issue
View Git Blame
Copy Permalink
