This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
e57e8f362a6a4e3a088e7eb2b5d35f0cfc0410f8
FPGA_Uni
/
Quartus
/
A1_Q2
/
output_files
/
lu.sld
T
TroubleElectrical
2208eb4f16
Updated Q2 project and LU code such that it operates properly on the board. Changed to utilising a case statement for easier readability and also compiled and tested the code on the board.
2026-09-08 15:36:51 +10:00
2 lines
20 B
Scheme
Raw
Blame
History
<sld_project_info/>
Reference in new issue
View Git Blame
Copy Permalink
