TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
124 Commits 2 Branches 0 Tags
8b48084fa558380f1f468c2148708cb2ab49f94d
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
TroubleElectrical 8b48084fa5 Repaired Sign extender module again to ensure only combinational logic used 
(There was a compilation error before, also compiled and tested code on board)
2026-10-22 15:53:15 +11:00
asm
Fixed (maybe bug) in demo program where program branches back to prior instruction.
2026-10-20 16:21:55 +11:00
ModelSim
Added Changes to ModelSim from Modules folder (and small fix for ../hexfile path)
2026-10-16 12:59:50 +11:00
modules
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
Quartus
Repaired Sign extender module again to ensure only combinational logic used
2026-10-22 15:53:15 +11:00
Submission
Added Assignment 2 submission zip file
2026-10-16 15:09:48 +11:00
tests
Added some delay to better test final branch/halt.
2026-10-20 16:02:40 +11:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
isv.py
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00

README.md

FPGA_Uni

Reference in new issue View Git Blame Copy Permalink
S
Description
No description provided
Readme
126 MiB
0 Stars 1 Watchers 0 Forks
Languages
SystemVerilog 85.1%
HTML 4.9%
Assembly 4.9%
Scilab 2.5%
Python 2.1%
Other 0.4%