TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
559ff01d69c7b36c4c4fcd9ef5ece7b89fa091ed
FPGA_Uni/Quartus/A2/simulation/questa/assignment2.sft
T

2 lines
51 B
Plaintext
Raw Blame History

set tool_name "Questa Altera FPGA (SystemVerilog)"
Reference in new issue View Git Blame Copy Permalink