This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
9
Commits
2
Branches
0
Tags
3e8aa911ce2c485100a0f5897a1c792ed9e506c1
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
riley
3e8aa911ce
Made RSIOut the LSB to correspond with wiring configuration
2026-09-03 16:56:11 +10:00
modules
Made RSIOut the LSB to correspond with wiring configuration
2026-09-03 16:56:11 +10:00
Quartus
/A1_Q1
Including quartus prime lite edition project folders for flashing the project to the board
2026-09-03 16:34:31 +10:00
tests
Fixed bit ordering in seven segment truth table and test bench
2026-09-03 16:49:46 +10:00
.gitignore
Created general project structure. Only seven segment, logic unit and adder/subtractor modules and tests implemented
2026-09-03 15:25:07 +10:00
README.md
Initial commit
2026-09-03 15:04:27 +10:00
run.bat
Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage
2026-09-03 16:32:56 +10:00
README.md
FPGA_Uni
Reference in new issue
View Git Blame
Copy Permalink
S
Description
No description provided
Readme
126
MiB
0
Stars
1
Watchers
0
Forks
Languages
SystemVerilog
85.1%
HTML
4.9%
Assembly
4.9%
Scilab
2.5%
Python
2.1%
Other
0.4%
