Added Inputs for displaying registers / Program Counter high and low bits, Assigned pins for Display digits, inputs (Labeled HID) and the clk button
92 lines
3.9 KiB
Plaintext
92 lines
3.9 KiB
Plaintext
Assembler report for assignment2
|
|
Tue Oct 13 16:19:01 2026
|
|
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Assembler Summary
|
|
3. Assembler Settings
|
|
4. Assembler Generated Files
|
|
5. Assembler Device Options: assignment2.sof
|
|
6. Assembler Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 2025 Altera Corporation. All rights reserved.
|
|
Your use of Altera Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Altera Program License
|
|
Subscription Agreement, the Altera Quartus Prime License Agreement,
|
|
the Altera IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Altera and sold by Altera or its authorized distributors. Please
|
|
refer to the Altera Software License Subscription Agreements
|
|
on the Quartus Prime software download page.
|
|
|
|
|
|
|
|
+---------------------------------------------------------------+
|
|
; Assembler Summary ;
|
|
+-----------------------+---------------------------------------+
|
|
; Assembler Status ; Successful - Tue Oct 13 16:19:01 2026 ;
|
|
; Revision Name ; assignment2 ;
|
|
; Top-level Entity Name ; assignment2 ;
|
|
; Family ; Cyclone V ;
|
|
; Device ; 5CGXFC5C6F27C7 ;
|
|
+-----------------------+---------------------------------------+
|
|
|
|
|
|
+----------------------------------+
|
|
; Assembler Settings ;
|
|
+--------+---------+---------------+
|
|
; Option ; Setting ; Default Value ;
|
|
+--------+---------+---------------+
|
|
|
|
|
|
+----------------------------------------------------------------------------------+
|
|
; Assembler Generated Files ;
|
|
+----------------------------------------------------------------------------------+
|
|
; File Name ;
|
|
+----------------------------------------------------------------------------------+
|
|
; /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartus/A2/output_files/assignment2.sof ;
|
|
+----------------------------------------------------------------------------------+
|
|
|
|
|
|
+-------------------------------------------+
|
|
; Assembler Device Options: assignment2.sof ;
|
|
+----------------+--------------------------+
|
|
; Option ; Setting ;
|
|
+----------------+--------------------------+
|
|
; JTAG usercode ; 0x00780D54 ;
|
|
; Checksum ; 0x00780D54 ;
|
|
+----------------+--------------------------+
|
|
|
|
|
|
+--------------------+
|
|
; Assembler Messages ;
|
|
+--------------------+
|
|
Info: *******************************************************************
|
|
Info: Running Quartus Prime Assembler
|
|
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
|
Info: Processing started: Tue Oct 13 16:18:55 2026
|
|
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off assignment2 -c assignment2
|
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
|
Info (115030): Assembler is generating device programming files
|
|
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
|
|
Info: Peak virtual memory: 508 megabytes
|
|
Info: Processing ended: Tue Oct 13 16:19:01 2026
|
|
Info: Elapsed time: 00:00:06
|
|
Info: Total CPU time (on all processors): 00:00:06
|
|
|
|
|