Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
19ba1bf4738b4a16477b100a7155b2b8a9a9f526
FPGA_Uni/Quartus/A1_Q3/simulation/questa
T
History
TroubleElectrical a73990b242 Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)
2026-09-10 15:24:44 +10:00
..
asu.sft
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
2026-09-09 14:27:11 +10:00
asu.svo
Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)
2026-09-10 15:24:44 +10:00
Powered by Gitea Version: 28.3.0 Page: 33ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API