Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
13f34e62c64bd037d8f8c5e4a0ba8b72288ad8e6
FPGA_Uni/Submission
T
History
TroubleElectrical 13f34e62c6 Added Q4 sumbission and comments
2026-09-16 12:50:58 +10:00
..
Q1.txt
Added comments to Q1 code and made submission file
2026-09-16 10:33:08 +10:00
Q2.txt
Added comments to Logic Unit (Q2) and added to submission file
2026-09-16 12:38:06 +10:00
Q3.txt
Added Q3 sumbission and integrated all includes
2026-09-16 12:42:28 +10:00
Q4.txt
Added Q4 sumbission and comments
2026-09-16 12:50:58 +10:00
Q5.txt
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
Q6.txt
Added python script for invoking icarus verilog. This script has three subcommands; submit, test_submit and test. test is equivalent to the run.bat shell script, submit generates a single-file verilog source suitable for submission. test_submit will run all generated submission testbenches to verify that nothing was broken.
2026-09-15 22:00:02 +10:00
Powered by Gitea Version: 28.3.0 Page: 17ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API