6 lines
113 B
Verilog
6 lines
113 B
Verilog
// TODO: Both the ALU and this test bench is incomplete
|
|
`#include "alu.v"
|
|
|
|
module alu_tb #(width=8)();
|
|
|
|
endmodule |