Files
FPGA_Uni/ModelSim/transcript
T

22 lines
523 B
Plaintext

# Loading project Assignment_1_Q2
vsim work.lu_tb
# vsim work.lu_tb
# Start time: 16:47:26 on Sep 15,2026
# Loading sv_std.std
# Loading work.lu_tb
# Loading work.lu
add wave -position end sim:/lu_tb/op
add wave -position end sim:/lu_tb/A
add wave -position end sim:/lu_tb/B
add wave -position end sim:/lu_tb/C
add wave -position end sim:/lu_tb/C_exp
run
# Beginning LU tests
run
run
run
run -all
# All LU tests passing
# End time: 16:52:34 on Sep 15,2026, Elapsed time: 0:05:08
# Errors: 0, Warnings: 1