TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
assignment-1-submission
FPGA_Uni/Quartus/A1_Q6/simulation/questa/instruction_classifier.sft
T

2 lines
51 B
Plaintext
Raw Permalink Blame History

set tool_name "Questa Altera FPGA (SystemVerilog)"
Reference in new issue View Git Blame Copy Permalink