Logo
Explore Help
Sign In
TroubleElectrical/FPGA_Uni
Watch 1
Star 0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
126 Commits 2 Branches 0 Tags
8f9ec010ac1549d194bfaf737c0a33051ce23fe1
Commit Graph
2 Commits
Author SHA1 Message Date
TroubleElectrical 91a5090528 Added Changes to ModelSim from Modules folder (and small fix for ../hexfile path) 2026-10-16 12:59:50 +11:00
TroubleElectrical 5d9e7f541e Updated RAM code to make sure Bus width is 32 bits 2026-10-16 11:32:47 +11:00
Powered by Gitea Version: 28.3.0 Page: 36ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API