This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
82
Commits
2
Branches
0
Tags
6bb6368f6c5ec880b20c15866554df9d90c155de
Commit Graph
3 Commits
Include renames
Author
SHA1
Message
Date
TroubleElectrical
9e5fb6f52b
Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board
2026-09-15 16:52:48 +10:00
TroubleElectrical
05361dcf70
Added all Testbenches to Modelsim and confirmed working operation
2026-09-15 15:15:00 +10:00
TroubleElectrical
dc32347c9b
Updated ALU code with updated 2**width approach and assigned temporary pins to ASU (Q3)
2026-09-09 14:27:11 +10:00