This website requires JavaScript.
Explore
Help
Sign In
TroubleElectrical
/
FPGA_Uni
Watch
1
Star
0
Fork
0
Code
Issues
1
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
122
Commits
2
Branches
0
Tags
5eb78e92e9ceb7a2eb221b11321115853ca838bf
Commit Graph
1 Commits
Include renames
Author
SHA1
Message
Date
riley
76cd7931b6
Realized that, while the assembled is not binary, it is still loadable by verilog.
2026-10-08 14:18:11 +11:00