Updated assignment 2 dependency modules (currently 8 errors in compile)

This commit is contained in:
TroubleElectrical committed 2026-10-13 12:23:52 +11:00
1 parent 8675f5b8ee
commit e57e8f362a
17 files changed
+412 -14

No files matched your search

+19
View File
@@ -0,0 +1,19 @@
`include "rom.sv"
`include "ram.sv"
`include "instruction_counter.sv"
`include "instruction_classifier.sv"
`include "alu.sv"
module assignment2 #(width=5, ramsz=9, romsz=10) (input logic [0:0] clk);
logic [romsz-1:0] pc_addr;
logic [0:0] pc_we;
logic [2**width-1:0] instruction;
instruction_counter pc #(romsz)(clk, pc_we, pc_addr, pc_addr);
ROM rom #(romsz, 2**width)();
RAM ram #(ramsz, 2**width)();
alu alu #(width)();
endmodule