Updated assignment 2 dependency modules (currently 8 errors in compile)
This commit is contained in:
17 files changed
+412
-14
No files matched your search
+20
-6
@@ -1,8 +1,20 @@
|
||||
`include "rom.sv"
|
||||
`include "ram.sv"
|
||||
`include "instruction_counter.sv"
|
||||
`include "instruction_classifier.sv"
|
||||
`include "alu.sv"
|
||||
`ifndef ASS_2_SV
|
||||
`define ASS_2_SV
|
||||
|
||||
`ifdef SYNTHESIS
|
||||
`include "../../rom.sv"
|
||||
`include "../../ram.sv"
|
||||
`include "../../instruction_counter.sv"
|
||||
`include "../../instruction_classifier.sv"
|
||||
`include "../../alu.sv"
|
||||
`else
|
||||
`include "rom.sv"
|
||||
`include "ram.sv"
|
||||
`include "instruction_counter.sv"
|
||||
`include "instruction_classifier.sv"
|
||||
`include "alu.sv"
|
||||
`endif
|
||||
|
||||
|
||||
|
||||
module assignment2 #(width=5, ramsz=9, romsz=10) (input logic [0:0] clk);
|
||||
@@ -16,4 +28,6 @@ module assignment2 #(width=5, ramsz=9, romsz=10) (input logic [0:0] clk);
|
||||
RAM ram #(ramsz, 2**width)();
|
||||
alu alu #(width)();
|
||||
|
||||
endmodule
|
||||
endmodule
|
||||
|
||||
`endif
|
||||
Reference in new issue
Block a user