TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated assignment 2 dependency modules (currently 8 errors in compile)

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-10-13 12:23:52 +11:00
1 parent 8675f5b8ee
commit e57e8f362a
17 files changed
+412 -14
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A2/output_files/assignment2.map.summary
+12
View File
@@ -0,0 +1,12 @@
Analysis & Synthesis Status : Failed - Tue Oct 13 12:21:52 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : assignment2
Top-level Entity Name : assignment2
Family : Cyclone V
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge