TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added Hazard Unit file (tested compiling correctly) labelled variables inside off of the Assignment 3 Questions PDF Figure 2.

Browse Source 
Also have a placeholder MUX to place before the ALU for adding hazard unit functionality
This commit is contained in:
TroubleElectrical committed 2026-11-08 12:32:40 +11:00
1 parent fe53955748
commit d2ba06b255
13 files changed
+298 -115
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

ModelSim/work/_info
+37 -12
View File
@@ -179,8 +179,8 @@ r1
!s85 0
31
Z19 !s108 1793848955.000000
!s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
Z20 !s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
Z21 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
!i113 1
R10
R11
@@ -195,7 +195,7 @@ IN9L1dbI=^fl9KlmLIEFaZ0
R3
S1
R4
Z21 w1792112234
Z22 w1792112234
8control_unit.sv
Fcontrol_unit.sv
!i122 215
@@ -235,6 +235,31 @@ R9
!i113 1
R10
R11
vhazard_unit
R0
!s110 1794101117
!i10b 1
!s100 ><l_]:mHBZjao@Tb^efhX3
R2
I]mMhh?P4LT8XTN71OE2:z2
R3
S1
R4
w1794101042
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/hazard_unit.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/hazard_unit.sv
!i122 219
L0 4 80
R6
r1
!s85 0
31
!s108 1794101117.000000
!s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/hazard_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/hazard_unit.sv|
!i113 1
R10
R11
vinstruction_classifier
R0
R1
@@ -245,7 +270,7 @@ I[MC9A^:kRAc`nk8<MdaKg2
R3
S1
R4
Z22 w1790228042
Z23 w1790228042
8instruction_classifier.sv
Finstruction_classifier.sv
!i122 215
@@ -320,11 +345,11 @@ IObN^<8?MCaP;K@UKCVaP^1
R3
S1
R4
R22
R23
8lu.sv
Flu.sv
!i122 215
Z23 L0 3 16
Z24 L0 3 16
R6
r1
!s85 0
@@ -420,7 +445,7 @@ I4OUYbMgQ4IJBD?0blX]Lm2
R3
S1
R4
R21
R22
8register_file.sv
Fregister_file.sv
!i122 215
@@ -445,7 +470,7 @@ I8o3_6E:`aQh^;J7VVYZIJ2
R3
S1
R4
R21
R22
8rom.sv
From.sv
!i122 218
@@ -455,8 +480,8 @@ r1
!s85 0
31
R19
Z24 !s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
R20
R21
!i113 1
R10
R11
@@ -470,7 +495,7 @@ IedFU7?nB5ZOibY?bC8=L41
R3
S1
R4
R22
R23
8seven_seg.sv
Fseven_seg.sv
!i122 207
@@ -545,11 +570,11 @@ IzJzhQo`olGLa0f4lM55A42
R3
S1
R4
R22
R23
8shifter.sv
Fshifter.sv
!i122 215
R23
R24
R6
r1
!s85 0