Partially implemented R-type instructions (still need to write rd values)

This commit is contained in:
riley committed 2026-10-13 12:26:26 +11:00
1 parent 979f12b692
commit b9623569cf
2 files changed
+57 -5

No files matched your search

+18
View File
@@ -0,0 +1,18 @@
`ifndef INSTRUCTION_CLASSIFIER_H_SV
`define INSTRUCTION_CLASSIFIER_H_SV
module instruction_module_classifier(
input logic [2:0] op,
output logic en_shifter,
output logic en_jmp,
output logic en_mul,
output logic en_alu,
);
always_comb begin
en_shifter = (op & 3'b111) == 3'b000;
en_jmp = (op & 3'b111) == 3'b001;
en_mul = (op & 3'b110) == 3'b010;
en_alu = (op & 3'b100) == 3'b100;
end
endmodule
`endif