Fixed bug where includes still refered to verilog rather than systemverilog. Inverted test cases in seven segment test bench to reflect changes made to module. There is still a bug with the module where it outputs garbage

tests/instruction_classifier_tb.sv

@@ -1 +1 @@
-`#include "instruction_classifier.v"
+`#include "instruction_classifier.sv"