TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-10 15:24:44 +10:00
1 parent dc32347c9b
commit a73990b242
64 files changed
+1046 -230
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q3/output_files/asu.map.summary
+1 -1
View File
@@ -1,4 +1,4 @@
Analysis & Synthesis Status : Successful - Wed Sep 9 14:14:11 2026
Analysis & Synthesis Status : Successful - Thu Sep 10 14:01:01 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : asu
Top-level Entity Name : asu