TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-10 15:24:44 +10:00
1 parent dc32347c9b
commit a73990b242
64 files changed
+1046 -230
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q3/output_files/asu.flow.rpt
+9 -9
View File
@@ -1,5 +1,5 @@
Flow report for asu
Wed Sep 9 14:14:55 2026
Thu Sep 10 14:02:02 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -41,7 +41,7 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Flow Summary ;
+---------------------------------+-------------------------------------------------+
; Flow Status ; Successful - Wed Sep 9 14:14:55 2026 ;
; Flow Status ; Successful - Thu Sep 10 14:02:02 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; asu ;
; Top-level Entity Name ; asu ;
@@ -68,7 +68,7 @@ on the Quartus Prime software download page.
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 09/09/2026 14:14:01 ;
; Start date & time ; 09/10/2026 14:00:45 ;
; Main task ; Compilation ;
; Revision Name ; asu ;
+-------------------+---------------------+
@@ -79,7 +79,7 @@ on the Quartus Prime software download page.
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID ; 268883478169649.178892724102952 ; -- ; -- ; -- ;
; COMPILER_SIGNATURE_ID ; 7209694329158.178901284503666 ; -- ; -- ; -- ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_timing ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_boundary_scan ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_signal_integrity ;
@@ -101,12 +101,12 @@ on the Quartus Prime software download page.
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10 ; 1.0 ; 419 MB ; 00:00:24 ;
; Fitter ; 00:00:27 ; 1.0 ; 1383 MB ; 00:00:38 ;
; Assembler ; 00:00:05 ; 1.0 ; 511 MB ; 00:00:05 ;
; Timing Analyzer ; 00:00:05 ; 1.0 ; 780 MB ; 00:00:05 ;
; Analysis & Synthesis ; 00:00:17 ; 1.0 ; 419 MB ; 00:00:32 ;
; Fitter ; 00:00:36 ; 1.0 ; 1387 MB ; 00:00:50 ;
; Assembler ; 00:00:07 ; 1.0 ; 511 MB ; 00:00:07 ;
; Timing Analyzer ; 00:00:07 ; 1.0 ; 780 MB ; 00:00:07 ;
; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 658 MB ; 00:00:01 ;
; Total ; 00:00:48 ; -- ; -- ; 00:01:13 ;
; Total ; 00:01:08 ; -- ; -- ; 00:01:37 ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+