TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added ASU (Q3) testbench to the modelsim projects folder (also confirmed operation of q2)

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-10 15:24:44 +10:00
1 parent dc32347c9b
commit a73990b242
64 files changed
+1046 -230
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

ModelSim/work/_info
+73 -23
View File
@@ -9,53 +9,103 @@ z2
!i10f 100
cModel Technology
d/home/oliver/intelFPGA/20.1/modelsim_ase/bin
vlu
vasu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1788926178
Z1 !s110 1789017577
!i10b 1
!s100 nmDP9zlMCJDa@W3_FY5m[2
!s100 7ffgJO49=l5BT:aebMX3F1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Il^hWCV0VAo9mz6NG=G9=51
IM`6LR=<^Jm_aekUe6^m;b0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim
w1788845636
8lu.sv
Flu.sv
!i122 8
L0 1 16
Z5 OV;L;2020.1;71
Z5 w1788926090
8asu.sv
Fasu.sv
!i122 14
L0 1 17
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1788926178.000000
!s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
Z7 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
Z7 !s108 1789017577.000000
!s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
Z8 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vlu_tb
Z9 o-work work -sv
Z10 tCvgOpt 0
vasu_tb
R0
R1
!i10b 1
!s100 ?AMT1ejDgW=83T_P=nh4G1
R2
IcS>Hk9oO:RGFmfdUY9[i90
R3
S1
R4
w1789017573
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
!i122 14
L0 3 120
R6
r1
!s85 0
31
R7
Z11 !s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
R8
!i113 1
R9
R10
vlu
R0
Z12 !s110 1789014325
!i10b 1
!s100 nmDP9zlMCJDa@W3_FY5m[2
R2
Il^hWCV0VAo9mz6NG=G9=51
R3
S1
R4
w1788845636
8lu.sv
Flu.sv
!i122 10
L0 1 16
R6
r1
!s85 0
31
Z13 !s108 1789014325.000000
Z14 !s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
Z15 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
!i113 1
R9
R10
vlu_tb
R0
R12
!i10b 1
!s100 AE_liX6DCD[3>b;K6Wgf72
R2
IC?h=m;SY77_D:GA0FR<P^2
R3
S1
R4
w1788926090
R5
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
!i122 8
!i122 10
L0 3 58
R5
R6
r1
!s85 0
31
R6
Z10 !s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
R7
R13
R14
R15
!i113 1
R8
R9
R10