TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated ASU (Q3) to utilise the 7seg for output, confirmed operation of Q1 to Q3 on board

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-15 16:52:48 +10:00
1 parent 05361dcf70
commit 9e5fb6f52b
179 files changed
+1611 -1253
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q3/db/asu.hier_info
+65 -11
View File
@@ -1,14 +1,14 @@
|asu
op[0] => Add1.IN10
op[0] => operand[3].OUTPUTSELECT
op[0] => operand[2].OUTPUTSELECT
op[0] => operand[1].OUTPUTSELECT
op[0] => operand[0].OUTPUTSELECT
op[0] => _.DATAB
A[0] => _.DATAD
A[1] => _.DATAD
A[2] => _.DATAD
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
A[3] => OUT_CIN.IN1
A[3] => _.DATAD
B[0] => operand[0].DATAB
B[0] => operand[0].DATAA
B[1] => operand[1].DATAB
@@ -17,11 +17,65 @@ B[2] => operand[2].DATAB
B[2] => operand[2].DATAA
B[3] => operand[3].DATAB
B[3] => operand[3].DATAA
OUT_1[0] <= _.SUM_OUT
OUT_1[1] <= _.SUM_OUT
OUT_1[2] <= _.SUM_OUT
OUT_1[3] <= _.SUM_OUT
COUT[0] <= _.SUM_OUT
OUT_CIN[0] <= OUT_CIN.DB_MAX_OUTPUT_PORT_TYPE
OUT_1[0] << OUT_1[0].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[1] << OUT_1[1].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[2] << OUT_1[2].DB_MAX_OUTPUT_PORT_TYPE
OUT_1[3] << OUT_1[3].DB_MAX_OUTPUT_PORT_TYPE
COUT[0] << Add1.DB_MAX_OUTPUT_PORT_TYPE
OUT_CIN[0] << OUT_CIN.DB_MAX_OUTPUT_PORT_TYPE
out_seg_1[0] << seven_seg:dut.port2
out_seg_1[1] << seven_seg:dut.port2
out_seg_1[2] << seven_seg:dut.port2
out_seg_1[3] << seven_seg:dut.port2
out_seg_1[4] << seven_seg:dut.port2
out_seg_1[5] << seven_seg:dut.port2
out_seg_1[6] << seven_seg:dut.port2
out_seg_1[7] << seven_seg:dut.port2
|asu|seven_seg:dut
num[0] => Decoder0.IN3
num[0] => Mux0.IN19
num[0] => Mux1.IN19
num[0] => Mux2.IN19
num[0] => Mux3.IN19
num[0] => Mux4.IN19
num[0] => Mux5.IN19
num[1] => Decoder0.IN2
num[1] => Mux0.IN18
num[1] => Mux1.IN18
num[1] => Mux2.IN18
num[1] => Mux3.IN18
num[1] => Mux4.IN18
num[1] => Mux5.IN18
num[2] => Decoder0.IN1
num[2] => Mux0.IN17
num[2] => Mux1.IN17
num[2] => Mux2.IN17
num[2] => Mux3.IN17
num[2] => Mux4.IN17
num[2] => Mux5.IN17
num[3] => Decoder0.IN0
num[3] => Mux0.IN16
num[3] => Mux1.IN16
num[3] => Mux2.IN16
num[3] => Mux3.IN16
num[3] => Mux4.IN16
num[3] => Mux5.IN16
rbi_inv[0] => Mux0.IN15
rbi_inv[0] => Mux1.IN15
rbi_inv[0] => Mux2.IN15
rbi_inv[0] => Mux3.IN15
rbi_inv[0] => Mux4.IN15
rbi_inv[0] => Mux5.IN15
rbi_inv[0] => segments.DATAB
segments[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE