TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added Changes to ModelSim from Modules folder (and small fix for ../hexfile path)

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-10-16 12:59:50 +11:00
1 parent 2f652705cc
commit 91a5090528
21 files changed
+389 -1323
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

ModelSim/work/_info
+148 -148
View File
@@ -11,32 +11,32 @@ cModel Technology
d/home/oliver/intelFPGA/20.1/modelsim_ase/bin
valu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1792107153
Z1 !s110 1792115142
!i10b 1
!s100 meV@F]8El[fjh_ULLA@iR2
!s100 kh0:K2RRk@<XUA5?_0ad>1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I<0ZXcWH[]FIo]cjVef19`2
Im?EZg:mSI^D?=D>QBY^1B0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim
w1792036226
Z5 w1792113810
8alu.sv
Falu.sv
!i122 90
L0 9 31
Z5 OV;L;2020.1;71
!i122 179
L0 10 33
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1792107152.000000
Z7 !s107 seven_seg.sv|seven_seg_4digit.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|assignment2.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv|
Z8 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv|
Z7 !s108 1792115141.000000
Z8 !s107 seven_seg.sv|seven_seg_4digit.sv|sign_extender.sv|shifter.sv|lu.sv|asu.sv|alu.sv|instruction_classifier.sv|control_unit.sv|instruction_counter.sv|register_file.sv|ram.sv|rom.sv|assignment2.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv|
Z9 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
Z10 o-work work -sv
Z11 tCvgOpt 0
valu_tb
R0
Z11 !s110 1792107152
Z12 !s110 1792115141
!i10b 1
!s100 8=>8o`KV]hRM]V8AV?S[C1
R2
@@ -44,46 +44,46 @@ Iz[VXe9HJ@koSDFNR185;i1
R3
S1
R4
Z12 w1789355084
Z13 w1789355084
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv
!i122 79
!i122 168
L0 3 214
R5
R6
r1
!s85 0
31
R6
R7
!s107 lu.sv|asu.sv|alu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/alu_tb.sv|
!i113 1
R9
R10
R11
vassignment2
R0
R1
!i10b 1
!s100 GJCIM_l8Wa[9;0<RIgA[E0
!s100 9I6c?eD<Ld>]amhL__2Jz1
R2
I7i7cEGK6dmN[?gYSA`MeR3
IFfHj7VAM^H^0]`kMd62bZ2
R3
S1
R4
w1792106709
R5
8assignment2.sv
Fassignment2.sv
!i122 90
!i122 179
L0 15 91
R5
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vasu
R0
R1
@@ -97,21 +97,21 @@ R4
w1790228118
8asu.sv
Fasu.sv
!i122 90
!i122 179
L0 4 21
R5
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vasu_tb
R0
R11
R12
!i10b 1
!s100 ?AMT1ejDgW=83T_P=nh4G1
R2
@@ -119,24 +119,24 @@ IcS>Hk9oO:RGFmfdUY9[i90
R3
S1
R4
Z13 w1789513270
Z14 w1789513270
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv
!i122 82
!i122 171
L0 3 120
R5
R6
r1
!s85 0
31
R6
R7
!s107 asu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/asu_tb.sv|
!i113 1
R9
R10
R11
vByteIM
R0
R11
R12
!i10b 1
!s100 ]V5Di195@?V=P`Y?PM;U=0
R2
@@ -144,47 +144,47 @@ Ie:hP;^zFCE^LSAOVoDF6C3
R3
S1
R4
w1792106811
w1792112374
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv
!i122 83
!i122 172
L0 3 12
R5
R6
r1
!s85 0
31
R6
R7
!s107 rom.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ByteIM.sv|
!i113 1
R9
R10
R11
n@byte@i@m
vcontrol_unit
R0
R1
!i10b 1
!s100 8=J_D2S47^DbodSznO_Zc3
!s100 Un]HJ_Po@5PR5RoPMSiFc3
R2
ICLPRW`?<4jEk;O<a<:JfD1
IN9L1dbI=^fl9KlmLIEFaZ0
R3
S1
R4
w1792040117
Z15 w1792112234
8control_unit.sv
Fcontrol_unit.sv
!i122 90
!i122 179
L0 5 31
R5
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vinstruction_classifier
R0
R1
@@ -195,24 +195,24 @@ I[MC9A^:kRAc`nk8<MdaKg2
R3
S1
R4
Z14 w1790228042
Z16 w1790228042
8instruction_classifier.sv
Finstruction_classifier.sv
!i122 90
!i122 179
L0 3 18
R5
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vinstruction_classifier_tb
R0
R11
R12
!i10b 1
!s100 UcoUK1il@9RM[8`l`mYQh2
R2
@@ -220,46 +220,46 @@ I;:>eJ6i8o;@kY_?aVJn:d3
R3
S1
R4
R12
R13
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv
!i122 86
!i122 175
L0 2 51
R5
R6
r1
!s85 0
31
R6
R7
!s107 instruction_classifier.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/instruction_classifier_tb.sv|
!i113 1
R9
R10
R11
vinstruction_counter
R0
R1
!i10b 1
!s100 Gl3QY26LJ15Q7EONh4SzK3
!s100 `Y=MBPBYNS6?lYoGX6gKQ3
R2
I1hlbD0fJDW[G]0]A8ceHA0
In<Vi_TenOEn@V0998749H1
R3
S1
R4
w1791854498
R5
8instruction_counter.sv
Finstruction_counter.sv
!i122 90
L0 4 17
R5
!i122 179
L0 4 20
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vlu
R0
R1
@@ -270,24 +270,24 @@ IObN^<8?MCaP;K@UKCVaP^1
R3
S1
R4
R14
R16
8lu.sv
Flu.sv
!i122 90
Z15 L0 3 16
R5
!i122 179
Z17 L0 3 16
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vlu_tb
R0
R11
R12
!i10b 1
!s100 AE_liX6DCD[3>b;K6Wgf72
R2
@@ -298,118 +298,118 @@ R4
w1788926090
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv
!i122 89
!i122 178
L0 3 58
R5
R6
r1
!s85 0
31
R6
R7
!s107 lu.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/lu_tb.sv|
!i113 1
R9
R10
R11
vmips_tb
R0
R1
!i10b 1
!s100 [;3LLg]jz>CL@TZ0g[C5g2
!s100 kG?GBRChF[jJll1:hnGSE3
R2
ImO]Pc4zj;o69UAilj_VEd3
IY51_GQHHW95C`9PL^lW1^1
R3
S1
R4
w1792104861
R5
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/mips.sv
!i122 90
L0 14 82
R5
!i122 179
L0 16 103
R6
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
!i113 1
R10
R11
vram
R0
R1
!i10b 1
!s100 a80AX>=1K`e^Xe^?2?j331
!s100 KIM1Bhf3dZb;O;EN9OH^^3
R2
I9H<bBYRWPh>SjRizgnUC41
IKXXONS>@k4@GP6o<Rk0zM0
R3
S1
R4
w1792039197
R5
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv
!i122 91
L0 4 26
R5
!i122 180
L0 4 23
R6
r1
!s85 0
31
Z16 !s108 1792107153.000000
Z18 !s108 1792115142.000000
!s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/ram.sv|
!i113 1
R9
R10
R11
vregister_file
R0
R1
!i10b 1
!s100 FhA1A;hJHXYBBj3k;<@TW0
!s100 TM=bHR22b5BF7BGjf7QYh2
R2
I7[zSLUT47VibC4BZ`m8FC1
IeQ`65;PU]l@K@hnj8YkL62
R3
S1
R4
w1792035553
R15
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv
!i122 92
L0 4 24
R5
!i122 181
L0 4 25
R6
r1
!s85 0
31
R16
R18
!s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/register_file.sv|
!i113 1
R9
R10
R11
vrom
R0
R1
!i10b 1
!s100 WU3`[b3K8gX:gOXzLkih[1
!s100 Vd76Vlo;I1?9UcSC7fcOP0
R2
INYZO14fR4zIzAHU<HO=jM1
I:a:Y?o9P[59dd<zBhnkfn0
R3
S1
R4
w1792107144
w1792114203
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/rom.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/rom.sv
!i122 93
!i122 182
L0 4 18
R5
R6
r1
!s85 0
31
R16
R18
!s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/rom.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/rom.sv|
!i113 1
R9
R10
R11
vseven_seg
R0
R1
@@ -420,21 +420,21 @@ IedFU7?nB5ZOibY?bC8=L41
R3
S1
R4
R14
R16
8seven_seg.sv
Fseven_seg.sv
!i122 96
!i122 185
L0 3 23
R5
R6
r1
!s85 0
31
R16
Z17 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
R18
Z19 !s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv|
!i113 1
R9
R10
R11
vseven_seg_4digit
R0
R1
@@ -448,18 +448,18 @@ R4
w1791866874
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv
!i122 95
!i122 184
L0 5 37
R5
R6
r1
!s85 0
31
R16
R18
!s107 seven_seg.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_4digit.sv|
!i113 1
R9
R10
R11
vseven_seg_tb
R0
R1
@@ -473,18 +473,18 @@ R4
w1788418794
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/seven_seg_tb.sv
!i122 96
!i122 185
L0 3 66
R5
R6
r1
!s85 0
31
R16
R17
R18
R19
R20
!i113 1
R9
R10
R11
vshifter
R0
R1
@@ -495,21 +495,21 @@ IzJzhQo`olGLa0f4lM55A42
R3
S1
R4
R14
R16
8shifter.sv
Fshifter.sv
!i122 98
R15
R5
!i122 187
R17
R6
r1
!s85 0
31
R16
Z19 !s107 shifter.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
R18
Z21 !s107 shifter.sv|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
Z22 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv|
!i113 1
R9
R10
R11
vshifter_tb
R0
R1
@@ -520,43 +520,43 @@ Ia6ohf92lD=P<P]lDi667i2
R3
S1
R4
R13
R14
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/shifter_tb.sv
!i122 98
!i122 187
L0 2 76
R5
R6
r1
!s85 0
31
R16
R19
R20
R18
R21
R22
!i113 1
R9
R10
R11
vsign_extender
R0
R1
!i10b 1
!s100 aKV[]M4PV<7m9ohWC7JSA0
!s100 VOYzaEd320YMo:nYU=@hG2
R2
I6?e[:9@XB<KdO1NP<2VSz0
Ic?f[J?J3HD0]DeV]c1EoN3
R3
S1
R4
w1792038654
R15
8/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/sign_extender.sv
F/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/sign_extender.sv
!i122 99
L0 4 13
R5
!i122 188
L0 4 15
R6
r1
!s85 0
31
R16
R18
!s107 /home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/sign_extender.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/oliver/Documents/FPGA_Dev/FPGA_Uni/ModelSim/sign_extender.sv|
!i113 1
R9
R10
R11
ModelSim/work/_lib.qdb
BIN
View File
Binary file not shown.
ModelSim/work/_lib1_12.qtl
BIN
View File
Binary file not shown.
ModelSim/work/_lib1_12.qdb → ModelSim/work/_lib1_24.qdb
BIN
View File
Binary file not shown.
ModelSim/work/_lib1_12.qpg → ModelSim/work/_lib1_24.qpg
BIN
View File
Binary file not shown.
ModelSim/work/_lib1_24.qtl
BIN
View File
Binary file not shown.