TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

TODO: Remove Shifter Code

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-10-13 16:57:03 +11:00
1 parent 25a953cdc6
commit 80416e1f8a
70 files changed
+213 -270
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A2/output_files/assignment2.sta.rpt
+7 -8
View File
@@ -1,5 +1,5 @@
Timing Analyzer report for assignment2
Tue Oct 13 16:19:07 2026
Tue Oct 13 16:48:19 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -535,11 +535,10 @@ No non-DPA dedicated SERDES Receiver circuitry present in device or used in desi
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Tue Oct 13 16:19:02 2026
Info: Processing started: Tue Oct 13 16:48:14 2026
Info: Command: quartus_sta assignment2 -c assignment2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
@@ -594,10 +593,10 @@ Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
Info: Peak virtual memory: 757 megabytes
Info: Processing ended: Tue Oct 13 16:19:07 2026
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
Info: Peak virtual memory: 761 megabytes
Info: Processing ended: Tue Oct 13 16:48:19 2026
Info: Elapsed time: 00:00:05
Info: Total CPU time (on all processors): 00:00:06
Info: Total CPU time (on all processors): 00:00:05