Made it clear that we are using SystemVerilog by renaming HDL files to end in .sv rather than .v

tests/tests.sv

@@ -0,0 +1,3 @@
+`include "tests/seven_seg_tb.v"
+`include "tests/lu_tb.v"
+`include "tests/asu_tb.v"