TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Updated instruction classifier to use combinational logic with a depth of 3 gates (AND, XNOR, HAND)

Browse Source
This commit is contained in:
riley committed 2026-09-13 23:35:05 +10:00
1 parent 19ba1bf473
commit 49f539c855
2 files changed
+20 -30
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

tests/instruction_classifier_tb.sv
+10 -10
View File
@@ -10,30 +10,30 @@ module instruction_classifier_tb();
integer error_count;
initial begin
ops[0] = 6'b000000;
C_exp[0] = 7'b1000000;
C_exp[0] = 7'b0000001;
ops[1] = 6'b000001;
C_exp[1] = 7'b0100000;
C_exp[1] = 7'b0000010;
ops[2] = 6'b000010;
C_exp[2] = 7'b0010000;
C_exp[2] = 7'b0000100;
ops[3] = 6'b000100;
C_exp[3] = 7'b0001000;
ops[4] = 6'b001000;
C_exp[4] = 7'b0000100;
C_exp[4] = 7'b0010000;
ops[5] = 6'b010000;
C_exp[5] = 7'b0000010;
C_exp[5] = 7'b0100000;
ops[6] = 6'b100000;
C_exp[6] = 7'b0000001;
C_exp[6] = 7'b1000000;
ops[7] = 6'b000011;
C_exp[7] = 7'b0010000;
C_exp[7] = 7'b0000100;
ops[8] = 6'b000101;
C_exp[8] = 7'b0001000;
ops[9] = 6'b001001;
C_exp[9] = 7'b0000100;
C_exp[9] = 7'b0010000;
ops[10] = 6'b010001;
C_exp[10] = 7'b0000010;
C_exp[10] = 7'b0100000;
ops[11] = 6'b100001;
C_exp[11] = 7'b0000001;
C_exp[11] = 7'b1000000;
error_count = 0;
$display("Beginning Instruction Classifier tests");