TroubleElectrical/FPGA_Uni
1
0 Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

Added the updated A1_Q1 Quartus compilation

Browse Source
This commit is contained in:
TroubleElectrical committed 2026-09-03 19:22:52 +10:00
1 parent b926d71523
commit 3114cd6b80
61 files changed
+547 -546
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

Quartus/A1_Q1/output_files/seven_seg.map.rpt
+7 -7
View File
@@ -1,5 +1,5 @@
Analysis & Synthesis report for seven_seg
Thu Sep 3 16:28:16 2026
Thu Sep 3 16:57:07 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
@@ -44,7 +44,7 @@ on the Quartus Prime software download page.
+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Sep 3 16:28:16 2026 ;
; Analysis & Synthesis Status ; Successful - Thu Sep 3 16:57:07 2026 ;
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name ; seven_seg ;
; Top-level Entity Name ; seven_seg ;
@@ -233,7 +233,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1 ; 3 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |seven_seg|Mux5 ;
; 4:1 ; 3 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |seven_seg|Mux3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
@@ -269,7 +269,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Info: Processing started: Thu Sep 3 16:28:05 2026
Info: Processing started: Thu Sep 3 16:56:55 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off q1 -c seven_seg
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
@@ -285,8 +285,8 @@ Info (21057): Implemented 21 device resources after synthesis - the final resour
Info (21061): Implemented 8 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
Info: Peak virtual memory: 436 megabytes
Info: Processing ended: Thu Sep 3 16:28:16 2026
Info: Elapsed time: 00:00:11
Info: Total CPU time (on all processors): 00:00:25
Info: Processing ended: Thu Sep 3 16:57:07 2026
Info: Elapsed time: 00:00:12
Info: Total CPU time (on all processors): 00:00:27