Added the updated A1_Q1 Quartus compilation
This commit is contained in:
1 parent
b926d71523
commit
3114cd6b80
61 files changed
+547
-546
No files matched your search
@@ -1,5 +1,5 @@
|
||||
Flow report for seven_seg
|
||||
Thu Sep 3 16:29:00 2026
|
||||
Thu Sep 3 16:57:51 2026
|
||||
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
||||
|
||||
|
||||
@@ -41,7 +41,7 @@ on the Quartus Prime software download page.
|
||||
+-----------------------------------------------------------------------------------+
|
||||
; Flow Summary ;
|
||||
+---------------------------------+-------------------------------------------------+
|
||||
; Flow Status ; Successful - Thu Sep 3 16:29:00 2026 ;
|
||||
; Flow Status ; Successful - Thu Sep 3 16:57:51 2026 ;
|
||||
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
|
||||
; Revision Name ; seven_seg ;
|
||||
; Top-level Entity Name ; seven_seg ;
|
||||
@@ -68,7 +68,7 @@ on the Quartus Prime software download page.
|
||||
+-------------------+---------------------+
|
||||
; Option ; Setting ;
|
||||
+-------------------+---------------------+
|
||||
; Start date & time ; 09/03/2026 16:28:05 ;
|
||||
; Start date & time ; 09/03/2026 16:56:55 ;
|
||||
; Main task ; Compilation ;
|
||||
; Revision Name ; seven_seg ;
|
||||
+-------------------+---------------------+
|
||||
@@ -79,7 +79,7 @@ on the Quartus Prime software download page.
|
||||
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
|
||||
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
||||
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
|
||||
; COMPILER_SIGNATURE_ID ; 55629860311554.178841688507944 ; -- ; -- ; -- ;
|
||||
; COMPILER_SIGNATURE_ID ; 55629860311554.178841861509729 ; -- ; -- ; -- ;
|
||||
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_timing ;
|
||||
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_boundary_scan ;
|
||||
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off ; -- ; -- ; eda_board_design_signal_integrity ;
|
||||
@@ -101,12 +101,12 @@ on the Quartus Prime software download page.
|
||||
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
||||
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 419 MB ; 00:00:25 ;
|
||||
; Fitter ; 00:00:27 ; 1.0 ; 1387 MB ; 00:00:38 ;
|
||||
; Assembler ; 00:00:05 ; 1.0 ; 521 MB ; 00:00:05 ;
|
||||
; Timing Analyzer ; 00:00:06 ; 1.0 ; 792 MB ; 00:00:05 ;
|
||||
; Analysis & Synthesis ; 00:00:11 ; 1.0 ; 419 MB ; 00:00:27 ;
|
||||
; Fitter ; 00:00:27 ; 1.0 ; 1384 MB ; 00:00:38 ;
|
||||
; Assembler ; 00:00:05 ; 1.0 ; 525 MB ; 00:00:05 ;
|
||||
; Timing Analyzer ; 00:00:06 ; 1.0 ; 780 MB ; 00:00:05 ;
|
||||
; EDA Netlist Writer ; 00:00:01 ; 1.0 ; 658 MB ; 00:00:01 ;
|
||||
; Total ; 00:00:50 ; -- ; -- ; 00:01:14 ;
|
||||
; Total ; 00:00:50 ; -- ; -- ; 00:01:16 ;
|
||||
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
|
||||
|
||||
|
||||
|
||||
Reference in new issue
Block a user