Added the updated A1_Q1 Quartus compilation
This commit is contained in:
1 parent
b926d71523
commit
3114cd6b80
61 files changed
+547
-546
No files matched your search
@@ -1,5 +1,5 @@
|
||||
Fitter report for seven_seg
|
||||
Thu Sep 3 16:28:44 2026
|
||||
Thu Sep 3 16:57:35 2026
|
||||
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
||||
|
||||
|
||||
@@ -57,7 +57,7 @@ on the Quartus Prime software download page.
|
||||
+-----------------------------------------------------------------------------------+
|
||||
; Fitter Summary ;
|
||||
+---------------------------------+-------------------------------------------------+
|
||||
; Fitter Status ; Successful - Thu Sep 3 16:28:44 2026 ;
|
||||
; Fitter Status ; Successful - Thu Sep 3 16:57:35 2026 ;
|
||||
; Quartus Prime Version ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
|
||||
; Revision Name ; seven_seg ;
|
||||
; Top-level Entity Name ; seven_seg ;
|
||||
@@ -271,7 +271,7 @@ The pin-out file can be found in /home/oliver/Documents/FPGA_Dev/FPGA_Uni/Quartu
|
||||
; Impedance control blocks ; 0 / 3 ; 0 % ;
|
||||
; Hard Memory Controllers ; 0 / 2 ; 0 % ;
|
||||
; Average interconnect usage (total/H/V) ; 0.0% / 0.0% / 0.0% ; ;
|
||||
; Peak interconnect usage (total/H/V) ; 0.2% / 0.2% / 0.1% ; ;
|
||||
; Peak interconnect usage (total/H/V) ; 0.1% / 0.2% / 0.1% ; ;
|
||||
; Maximum fan-out ; 8 ; ;
|
||||
; Highest non-global fan-out ; 8 ; ;
|
||||
; Total fan-out ; 60 ; ;
|
||||
@@ -1138,7 +1138,7 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
|
||||
; segments[6] ; Output ; -- ; -- ; -- ; -- ; (0) ; (31) ; -- ; -- ; -- ;
|
||||
; segments[7] ; Output ; -- ; -- ; -- ; -- ; (0) ; (31) ; -- ; -- ; -- ;
|
||||
; num[0] ; Input ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
; rbi_inv[0] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
; rbi_inv[0] ; Input ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
; num[3] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
; num[1] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
; num[2] ; Input ; -- ; -- ; (0) ; -- ; -- ; -- ; -- ; -- ; -- ;
|
||||
@@ -1152,48 +1152,48 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
|
||||
+---------------------+-------------------+---------+
|
||||
; num[0] ; ; ;
|
||||
; - segments~0 ; 0 ; 0 ;
|
||||
; - WideOr0~0 ; 0 ; 0 ;
|
||||
; - Mux5~0 ; 0 ; 0 ;
|
||||
; - Mux4~0 ; 0 ; 0 ;
|
||||
; - Mux3~0 ; 0 ; 0 ;
|
||||
; - Mux2~0 ; 0 ; 0 ;
|
||||
; - Mux1~0 ; 0 ; 0 ;
|
||||
; - Mux0~0 ; 0 ; 0 ;
|
||||
; - WideOr0~0 ; 0 ; 0 ;
|
||||
; rbi_inv[0] ; ; ;
|
||||
; - segments~0 ; 1 ; 0 ;
|
||||
; - Mux5~0 ; 1 ; 0 ;
|
||||
; - Mux4~0 ; 1 ; 0 ;
|
||||
; - Mux3~0 ; 1 ; 0 ;
|
||||
; - Mux2~0 ; 1 ; 0 ;
|
||||
; - Mux1~0 ; 1 ; 0 ;
|
||||
; - Mux0~0 ; 1 ; 0 ;
|
||||
; - segments~0 ; 0 ; 0 ;
|
||||
; - Mux5~0 ; 0 ; 0 ;
|
||||
; - Mux4~0 ; 0 ; 0 ;
|
||||
; - Mux3~0 ; 0 ; 0 ;
|
||||
; - Mux2~0 ; 0 ; 0 ;
|
||||
; - Mux1~0 ; 0 ; 0 ;
|
||||
; - Mux0~0 ; 0 ; 0 ;
|
||||
; num[3] ; ; ;
|
||||
; - segments~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
; - Mux5~0 ; 1 ; 0 ;
|
||||
; - Mux4~0 ; 1 ; 0 ;
|
||||
; - Mux3~0 ; 1 ; 0 ;
|
||||
; - Mux2~0 ; 1 ; 0 ;
|
||||
; - Mux1~0 ; 1 ; 0 ;
|
||||
; - Mux0~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
; num[1] ; ; ;
|
||||
; - segments~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
; - Mux5~0 ; 1 ; 0 ;
|
||||
; - Mux4~0 ; 1 ; 0 ;
|
||||
; - Mux3~0 ; 1 ; 0 ;
|
||||
; - Mux2~0 ; 1 ; 0 ;
|
||||
; - Mux1~0 ; 1 ; 0 ;
|
||||
; - Mux0~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
; num[2] ; ; ;
|
||||
; - segments~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
; - Mux5~0 ; 1 ; 0 ;
|
||||
; - Mux4~0 ; 1 ; 0 ;
|
||||
; - Mux3~0 ; 1 ; 0 ;
|
||||
; - Mux2~0 ; 1 ; 0 ;
|
||||
; - Mux1~0 ; 1 ; 0 ;
|
||||
; - Mux0~0 ; 1 ; 0 ;
|
||||
; - WideOr0~0 ; 1 ; 0 ;
|
||||
+---------------------+-------------------+---------+
|
||||
|
||||
|
||||
@@ -1204,8 +1204,8 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
|
||||
+------------------------------+------------------------+
|
||||
; Block interconnects ; 13 / 217,884 ( < 1 % ) ;
|
||||
; C12 interconnects ; 0 / 10,080 ( 0 % ) ;
|
||||
; C2 interconnects ; 8 / 87,208 ( < 1 % ) ;
|
||||
; C4 interconnects ; 19 / 41,360 ( < 1 % ) ;
|
||||
; C2 interconnects ; 10 / 87,208 ( < 1 % ) ;
|
||||
; C4 interconnects ; 17 / 41,360 ( < 1 % ) ;
|
||||
; DQS bus muxes ; 0 / 21 ( 0 % ) ;
|
||||
; DQS-18 I/O buses ; 0 / 21 ( 0 % ) ;
|
||||
; DQS-9 I/O buses ; 0 / 21 ( 0 % ) ;
|
||||
@@ -1216,8 +1216,8 @@ Note: For table entries with two numbers listed, the numbers in parentheses indi
|
||||
; Quadrant clocks ; 0 / 88 ( 0 % ) ;
|
||||
; R14 interconnects ; 10 / 9,228 ( < 1 % ) ;
|
||||
; R14/C12 interconnect drivers ; 10 / 15,096 ( < 1 % ) ;
|
||||
; R3 interconnects ; 11 / 94,896 ( < 1 % ) ;
|
||||
; R6 interconnects ; 20 / 194,640 ( < 1 % ) ;
|
||||
; R3 interconnects ; 13 / 94,896 ( < 1 % ) ;
|
||||
; R6 interconnects ; 19 / 194,640 ( < 1 % ) ;
|
||||
; Spine clocks ; 0 / 180 ( 0 % ) ;
|
||||
; Wire stub REs ; 0 / 11,606 ( 0 % ) ;
|
||||
+------------------------------+------------------------+
|
||||
@@ -1373,7 +1373,7 @@ Info (170137): Fitter placement was successful
|
||||
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
|
||||
Info (170193): Fitter routing operations beginning
|
||||
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
|
||||
Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y0 to location X68_Y11
|
||||
Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11
|
||||
Info (170199): The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
|
||||
Info (170201): Optimizations that may affect the design's routability were skipped
|
||||
Info (170200): Optimizations that may affect the design's timing were skipped
|
||||
@@ -1383,10 +1383,10 @@ Info (334003): Started post-fitting delay annotation
|
||||
Info (334004): Delay annotation completed successfully
|
||||
Info (334003): Started post-fitting delay annotation
|
||||
Info (334004): Delay annotation completed successfully
|
||||
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:03
|
||||
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:04
|
||||
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
|
||||
Info: Peak virtual memory: 1387 megabytes
|
||||
Info: Processing ended: Thu Sep 3 16:28:44 2026
|
||||
Info: Peak virtual memory: 1384 megabytes
|
||||
Info: Processing ended: Thu Sep 3 16:57:35 2026
|
||||
Info: Elapsed time: 00:00:27
|
||||
Info: Total CPU time (on all processors): 00:00:39
|
||||
|
||||
|
||||
Reference in new issue
Block a user